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ABSTRACT 
MOSFET (Metal Oxide Semiconductor Field Effect Transistor) is the one of the most important 
and widely used semiconductor devices used in industry for various proposes. Two most 
important advantages of MOSFETs are their extremely low power dissipation and small area 
required for fabrication, i.e high packing density .With the advance of technology the feature 
sizes of MOSFETs are reduced continuously to increase the packing density of very large scale 
integration (VLSI) circuits. With continuous shrinkage of device geometrics on threshold voltage 
causes strong deviations from long channel behavior. The effect of such decrease in channel 
length is called SCE (Short channel Effect). A two dimensional Poisson equation needs to be 
solved in order to understand the effect of SCE.SCE (Short Channel Effect) is the effect of 
reduction in the channel length of MOSFET which results in significant differences from ideal 
characteristic like channel length modulation, carrier velocity saturation, two dimensional charge 
sharing, drain induced barrier lowering (DIBL), drain source series resistance and punch 
through. In order to minimize the effect of short channel effect various different modeling has 
been introduced. Among them DG MOSFET (Double Gate MOSFET), SOI MOSFET (Silicon-
On Insulator MOSFET) are particularly important. 
Silicon-on-insulator (SOI) has been widely used in CMOS technology because of its higher 
speed, higher packing density, and reduced second order effect for submicron VLSI application. 
Fully depleted (FD) SOI devices are preferred to bulk silicon CMOS devices. Various new 
structure with different gate and channel engineering are proposed to reduce SCEs .Among them 
Strain engineering and high-k gate dielectric with metal technology are preferred form 
enhancement of carrier mobility and reduction of gate leakage current. 
In this thesis, a two dimensional threshold voltage model is developed for a Dual Material Gate 
Fully Depleted Strained Silicon on Insulator (DMG-FD-S-SOI) MOSFET considering the 
interface trap charges. The interface trap charges during the pre and post fabrication process are a 
common phenomenon, and these charges can’t be neglected in nano scale devices. For finding 
out the surface potential, parabolic approximation is utilized to solve 2D Poisson’s equation in 
the channel region. Further, the virtual cathode potential method is used to formulate the 
threshold voltage. The virtual cathode potential is considered as the minimum channel potential 
in the horizontal direction which can be found from the 2-D potential distribution in the channel 
region. The developed threshold voltage model incorporates both positive as well as negative 
interface charges. The effect of various parameters like Ge mole fraction, drain bias, gate length 
ratio variation, and interface charge variation have been considered on surface potential, electric 
field, and threshold voltage. Finally, validity of the presented model is verified with SentaurusTM, 
a        2-D device simulator from Synopsis Inc.    
Key words: Dual Material Gate DMG), interface trap charges, virtual cathode potential 
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Chapter 1 
Introduction 
The metal-Oxide-Semiconductor Field effect Transistor (MOSFET) has been the key factor in 
semiconductor industry because of its low power dissipation, greater package density, and 
superior performance. CMOS technology evolution in the fast few decades has followed the 
device scaling to achieve density, speed and power improvement by an exponential growth in the 
number of transistors per integrated circuit as predicted by Moore’s law [1]. The future trend as 
predicted by ITRS (International Technology Roadmap for Semiconductors), dimensional and 
electrostatic limitations faced by conventional fabrication technology will require dimensional 
scaling of CMOS devices [2]. With continuous shrinkage of device geometrics on threshold 
voltage causes strong deviations from long channel MOSFET behavior. The effect of such 
decrease in channel length is called SCE (Short channel Effect). A two dimensional Poisson 
equation needs to be solved in order to understand the effect of SCEs .SCE (Short Channel 
Effect) is the effect of reduction in the channel length of MOSFET which results in significant 
differences from ideal characteristic like channel length modulation, carrier velocity saturation, 
two dimensional charge sharing, drain induced barrier lowering (DIBL), drain source series 
resistance and punch through. In order to minimize the effect of short channel effect various 
different modeling has been introduced. To address this problem various new technology such as 
Silicon-On-Insulator(SOI), strained Silicon(s-Si), inclusion of high-k dielectric material, Double 
Metal Gate( DMG), Gate all around(GAA) have been proposed [3]–[6].  
1.1 Moore’s Law 
 According to Moore's law is the observation that, over the history of computing hardware, the 
number of transistors on integrated circuits doubles approximately every two years. The law is 
named after Gordon E. Moore, who described the trend in his 1965 paper. According to Moore’s 
law since 1965, the price of one bit of semiconductor memory has been dropped ever since. 
Miniaturizations has been responsible to the improvement in the speed and power consumptions 
in ICs. Moore’s law is a statistical description of the rapid and persistent trend of miniaturization. 
Each time the minimum line width is reduced, we say that a new technology generation or is 
introduced. Example of technology is generations is shown in Table 1.1[1]. 
 Table 1.1 Improvements in Technology Node over the years 
Year 2004 2006 2008 2010 2011 2013 2016 2022 
Channel 
Length 
90 nm 65 nm 45 nm 32 nm 22 nm 16 nm 14 nm 10 nm 
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     Fig 1.1 Moore’s Law [1]  
1.2 MOSFET Scaling 
The lateral geometric dimensions of devices has been termed as “scaling” of integrated 
devices(IC). The minimum feature size is smaller size of object (gate length or inter connect line 
width) on IC. Over the past decades MOSFET has been continually scaled down in size and as a 
consequence the number of transistors have increased over time. With this scaling the cost of 
fabrication of IC chips are reduced because the fabrication cost for a semiconductor wafer are 
relatively fixed, the cost per IC chips is reduced as the no of IC chips from same wafer increases. 
The switching frequency of smaller transistor are faster. With scaling of channel length, channel 
width, oxide thickness by equal factors transistors channel resistance doesn’t change while gate 
capacitance is changed which changes RC delay of transistor by a similar factor thus improving 
the performance of MOSFET [7]. 
1.3   Effect of Scaling 
It is desirable to scale the vertical and lateral dimensions when decreasing the device sizes. The 
scaling affects both reliability and performance specification of the purpose. 
 Constant field scaling strategy 
 Vertical dimension decrease with same lateral dimensions 
 To maintain fixed electric field, operating voltage decrease. 
 Constant voltage scaling strategy 
 Attractive due to electrical compatibility with existing circuit. 
 Vertical dimensions decreases quadratically relative to the lateral dimensions.  
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The following table [2] indicates the effect of MOSFET scaling on various parameter 
Parameter  Symbol Constant Field Scaling Constant Voltage Scaling 
Gate Length      L                   1/K                 1/K 
Gate width      W                   1/K                 1/K 
Electric Field      E                   1                  K 
Oxide Thickness      tox                   1/K                 1/K 
Substrate Doping      Na                   K2                  K2 
Gate Capacitance      Cg                   1/K                 1/K 
Oxide Capacitance      Cox                    K                  K 
Voltage      V                   1/K                  1 
Current       I                   1/K                  K 
Power      P                   1/K2                  K 
 
Where K is the scaling factor 
Further technology scaling requires major changes in many areas, including:  
  Improvement in lithography techniques. 
  Improvement in transistor design to attain higher performance with smaller dimensions. 
  Change of focus from current bulk CMOS devices to innovative materials and 
structures,         including   silicon-on-insulator, strained Si and high k dielectric 
materials. 
  Minimum wiring for on- chip interconnection of the circuits. 
  More efficient of design automation tools. 
  High density memory cells. 
  Low capital costs. Metal gate and high-k gate dielectrics were introduced into 
fabrication in 2007 to maintain technology scaling trends [8]–[10]. 
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1.4 Challenge to miniaturization of MOSFETs 
The International Technology Roadmap for Semiconductor( ITRS), issued by the semiconductor 
Industry Association estimates that by the year 2010 the major feature (gate length) of 70 nm, 
isolated  transistor with 40 nm have been used in industry and transistor with gate length of 25 
nm have been made using strained Silicon(S-Si). 
The major problems faced by a device engineer towards miniaturization of MOSFETs are 
explained below. 
1.4.1 High electric Field: 
Due to bias voltage being applied over a very short distances, can cause “avalanche 
breakdown” by striking large numbers of electrons out of semiconductor at high energy. 
This causes current surges and substantial damage to device. 
 
1.4.2 Heat dissipation: 
Heat dissipation of transistors is limited due to thermodynamic efficiency, limits their 
density in circuits and causes malfunction. 
 
1.4.3 Shrinkage of depletion region: 
Depletions regions are too thin to avoid quantum mechanical tunneling of electrons form 
source to drain when the device is turned off. The functioning of nano-electronics 
depends on such tunneling of electrons through barrier. 
 
1.5 Objective: 
1. To study the short channel effect on single gate and double gate MOSFET by varying 
channel length, oxide thick ness , effect of strain and trapped charges on surface potential, 
electric field, and threshold voltage. 
2. To model and analyze Double material single gate MOSFET considering effect of trapped 
charges, strained silicon(s-Si) on surface potential, electric field, threshold voltage modelling. 
The mathematical model is compared to the device structure modelled in SentaurusTM , a 2-D 
device simulator from Synopsis Inc.    
3. To study the effect of high k dielectric material on Double material single Gate MOSFET. 
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1.6 Thesis Organization 
The dissertation is divided into five chapters and its outline is described as follows. 
Chapter 1 : Introduction 
Fundamental Concept on Scaling, Moore’s Law, effect of Scaling, problems due to 
miniaturization, Objective of the project, outline of the thesis. 
Chapter 2: Short Channel Effects in Nano scale MOSFET 
This chapter analyses the origin and effect of short channel effects in nano scale 
MOSFETs, methods to counter the SCEs are also discussed in detail. Comparison 
between Single Gate MOSFET and Double Gate MOSFET is also considered in this 
chapter 
 
Chapter 3: modelling of Dual Material Gate Fully Depleted Strained Silicon on Insulator 
(DMG-FD-S-SOI) MOSFET  
This chapter includes mathematical modeling of DMG-FD-S-SOI MOSFET and the 
effect of trapped charges, dual material, strained silicon(s-Si) by solving 2-D Poisson’s 
equation analytically and considering various Boundary conditions. Further, the virtual 
cathode potential method is used to formulate the threshold voltage. The virtual cathode 
potential is considered as the minimum channel potential in the horizontal direction 
which can be found from the 2-D potential distribution in the channel region. The 
developed threshold voltage model incorporates both positive as well as negative 
interface charges. The effect of various parameters like Ge mole fraction, drain bias, gate 
length ratio variation, and interface charge variation have been considered on surface 
potential, electric field, and threshold voltage 
 
Chapter 4: Result Analysis and Scope for future Work  
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Chapter 2 
Short Channel Effects in Nano scale MOSFET 
 
2.1 Introduction  
 
With the advance of technology the feature sizes of MOSFETs are reduced constantly to enhance 
the packing density of very large scale integration (VLSI) circuits. With continuous reduction of 
device geometrics on threshold voltage causes strong deviations from long channel MOSFET 
performance. The effect of such decrease in channel length is called SCE (Short channel Effect). 
A two dimensional Poisson equation needs to be solved in order to understand the effect of SCEs 
.SCE (Short Channel Effect) is the effect of reduction in the channel length of MOSFET which 
results in significant differences from ideal characteristic like channel length modulation, carrier 
velocity saturation, two dimensional charge sharing, drain induced barrier lowering (DIBL), 
drain source series resistance and punch through. [11], [12]. 
The Short- channel effect can be attributed to two physical phenomena 
 The restriction enforced on electron drift characteristics in the channel. 
 Alteration in threshold voltage due to channel length modulation. 
 
   Five different short-channel effects are 
 Drain Induced Barrier lowering and Punch through 
 Velocity Saturation 
 Impact ionization 
 Surface Scattering 
 Hot Electron 
 
2.1.1 Drain Induced Barrier Lowering and Punch Through (DIBL)  
 This effect is primarily shown by devices biased in sub threshold mode of operation and      in 
conjugation with two dimensional charge sharing. As the threshold voltage increases the barrier 
height of source channel is reduced.  Reduction in the source channel potential barrier would 
exponentially increase the amount of electron injection from the source to channel region. This 
results in enhanced sub threshold current from source to channel barrier caused by applied 
voltage VDS. 
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2.1.2 Velocity Saturation 
The electric field increases with decrease in channel length. Electron drift current is proportional 
to the magnitude of its drift velocity vd 
ݒௗ = ߤ௡|߳௫|                                                                                                                                               
Where ߤ௡ =electron field mobility,     ߳௫ = Electric field 
Electron velocity is proportional to electric field till the field reaches a value known as critical 
electric field߳௖. For values of electric field beyond this value the speed is saturated to its 
maximum value predicted by thermodynamics given by 
ݒௗ௠௔௫ = ඨ3݇ܶ݉௡                                                                                                                                         
Where k=Boltzmann’s constant, T = temperature in Kelvins scale, mn= effective mass of electron 
Critical electric field ߳௖ is given by                                                                  ߳௖=   ௩೏೘ೌೣఓ೙  
     ݒௗ = ݒௗ௠௔௫ ߳௫ ߳௖ൗ1 + ߳௫ ߳௖ൗ               
                                        
                                            Fig 2.1 Variation of Drift Velocity and Electric Field 
2.1.3 Impact Ionization 
In NMOS, another detrimental short channel effect, occurs due to high electron velocity in 
presence of high longitudinal field which generates electron-hole pairs by impact ionization. 
Most of the electrons are drifted towards the drain, while the hole enters the substrate   to form a 
part of parasitic substrate current. As source acts as emitter and drain as collector of an npn 
 18 
 
transistor. If these holes are collected by the source, these creates a reduction of voltage in the 
substrate region of the magnitude 0.6-0.7 V which injects electrons from source to substrate. 
This situation becomes wore when some electron produced due to high electric fields escape the 
drain region to travel into substrate region thus affecting MOSFET performance.  
2.1.4 Surface Scattering  
As the channel length becomes compact due to crosswise extension of the depletion layer into 
the channel region the longitudinal electric field Ey increase, and the surface electron mobility 
converts into  field-dependent. This is called surface scattering effect. 
2.1.5 Hot Electron 
Due to high electric field high energy electrons enter the oxide layer, they became trapped giving 
rise to oxide charging that can accumulate with time and degrade the device performance by 
increasing Vt (threshold voltage). 
 
2.2 Solution to short Channel effects 
Various techniques have been proposed to overcome short channel effects. These are 
1. High –k dielectric material 
2. Silicon On Insulator(SOI) 
3. Strained Silicon( s-Si) structure 
 
2.2.1 High K material 
The dielectric constant, k, is a parameter which defines the charge storing ability of material. 
Capacitor is a device which consists of a layer of dielectric material inserted between two metal 
plates. All other parameters remaining same, k (dielectric strength) would control capacitance of 
the capacitance or in other words, it is the measure of mutual capacitive coupling between two 
conducting metal plates – with high-k dielectric such coupling would be strong, and with low-k 
dielectric being obviously weak. In Silicon device manufacturing and technology, the reference 
value of k is taken that of silicon dioxide, SiO2, which is 3.9. Dielectric material having k>3.9 
are referred to as high-k dielectric while dielectric featuring k<3.9 are defined as low-k 
dielectrics. In nano electronics silicon technology both high-k and low-k dielectrics are needed to 
implement high speed, high efficiency, and high-density integrated circuit. High-k dielectrics are 
needed in MOS gate stacks to sustain sufficiently high capacitance of the metal (gate) – high 
dielectric-Silicon structure in MOS/CMOS transistors. Due to the continuous scaling of the 
channel length (L), and compact gate area A , it is necessary to maintain sufficiently minimum 
capacitance of the MOS gate stack was met by continuing reduction of the thickness of SiO2 gate 
oxide. 
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2.2.2 Silicon On Insulator 
With physical dimensional separation between discrete devices in ultra-high density CMOS 
integrated circuits measured in nanometers, proper electrical separation between them is an issue. 
The SOI (Silicon-On-Insulator) substrate wafers, as against conventional bulk wafers, not only 
solve the problem of electrical isolation amongst adjacent devices but also allow state-of-the-art 
device outlines resulting insignificantly better than in the case of bulk substrates performance of 
CMOS circuitry. Hence, SOI substrates rapidly become a significant element of the cutting-edge 
silicon IC technology. 
2.2.3 Strained Silicon(s-Si) structure 
Mobility loss resulted due to higher channel doping and scaled gate dielectrics should be 
compensated to meet the performance targets of MOSFET device. Mobility-enhancement 
technology has been more straight forward and cost effective way to improve device 
performance and scalability. Ge and GaAs provides high mobility [13], [14]. 
 
2.3 Advantages of DG MOSFETs 
(a)Better scalability- The double-gate MOSFET has superior scalability (i.e., superior control              
of short-channel effects) than the single-gate SOI MOSFETs due to the electrical isolation action 
of the bottom gate for electric fields devising from charges in the source and drain. For gate 
channel-length scaled below 25 nm, the superior scalability of the device could make the DG 
MOSFET suitable [11], [15].   
    
 (b)Better switching characteristics- DG MOSFET provide higher ON-to-OFF current ratio 
than that of the bulk MOSFET due to sub threshold swing of ~60mV/Decade thereby 
providing better switching characteristics.  
 
 (c) Higher drive current- Since the current can drift along both the top and bottom edges of 
the silicon wafer  body (rather than just along the single top edge as in the ultra-thin body 
SOI single gate MOSFET), the ON-state drive current can almost be double of that of the 
single-gate device. 
 
 (d) Higher transconductance and linearity- Higher transconductance and greater linearity 
of DG MOSFETs can be achieved by increasing the doping level in the channel region of 
device. Doped DG MOSFETs are important for many analog and RF applications[16]–[18]. 
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2.4 Comparison of performance Analysis of Single Gate MOSFET and 
Double Gate MOSFET 
This chapter presents an analytical model of surface potential for short-channel Ultra-Thin Body 
(UTB) symmetrical Double-Gate (DG) MOSFETs including the effects of the interface charges. 
The parabolic potential approximation method is utilized while solving the two-dimensional 
(2D) Poisson’s equations along with the assumption that the interface charge distribution is 
uniform along the channel [19]–[21]. The simulation results from SentaurusTM are utilized to 
verify the obtained model. Comparison has been done with Single Gate MOSFET having same 
dimension as Double Gate. 
 
           
                             Fig 2.2   Cross-sectional view of the single-Gate FD-S-SOI MOSFET 
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2.4.1 Analytical Model Formation 
Modeling of the Surface Potential (Single Gate) 
 
Effect of Strain on band structure 
Flat band voltage (front channel) 
,( )F B f s i M siV                                  (2.1) 
Where ln ( )af S i T
i
NV n   ,   
,
2
g S is i
S i f S i
E
q q

      
 Back channel flat band voltage (back channel) 
,( )F B b si su b siV                      (2.2) 
Where 
,
2
g Sisi
sub f sub
E
q q

     ,   
ln ( )su bf su b T
i
NV n    
Built in voltage across source-body and drain body junction 
,
, 2
g Si
bi Si f Si
E
V
q
                     (2.3) 
Model Formulation  
2-D Poisson’s equation  
2 2
1 1
2 2
( , ) ( , ) A
si
x y x y qN
x y
 

 
 
 
  for          10 ,0 s Six L y t                      (2.4) 
2 2
2 2
2 2
( , ) ( , ) A
si
x y x y qN
x y
 

 
 
 
 for           1 ,0 s SiL x L y t                      (2.5) 
The potential profile in the vertical direction can be approximated by a parabolic function  
2
1 1 11 12( , ) ( ) ( ) ( )sx y x a x y a x y      for  10 ,0 s Six L y t                      (2.6) 
2
2 2 12 22( , ) ( ) ( ) ( )sx y x a x y a x y      for 1 ,0 s SiL x L y t                      (2.7) 
 
 
Poisson’s equation can be solved by following the boundary condition 
1. Electric flux(displacement) at the gate oxide/strained Si film interface is continuous 
'
1 11
0
( )( , ) ox s GS
si fy
x Vd x y
dy t
 



                                  (2.8) 
'
2 22
0
( )( , ) ox s GS
si fy
x Vd x y
dy t
 



                                  (2.9) 
Where ' 1 1,( )GS GS FB f siV V V   ,  
'
2 2,( )GS GS FB f siV V V   
Where the effect of trapped charges are to be considered as 
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1,( )FB f si M siV    ,  2,( )
f
FB f si M si
ox
qN
V
C
     
1. Electric field at the interface of the buried oxide and the back channel is continuous 
'
1 ( )( , )
si
ox B SUB
si by t
x Vd x y
dy t
 


 
                                (2.10) 
'
2 ( )( , )
si
ox B SUB
si by t
x Vd x y
dy t
 


 
          (2.11) 
Where ' ,( )SUB SUB FB b siV V V   
1. Electric flux (displacement) and the electric potential at the trapped charged interface is 
continuous 
1 1
1 2( , ) ( , )
x L x L
d x y d x y
dx dx
 
 
           (2.12) 
1 1 2 1( ,0) ( ,0)L L             (2.13) 
2. The surface potential at the source end is 
1 1 ,(0,0) (0)s bi siV                                               (2.14) 
3. The surface potential at the drain end is 
2 1 2 2 1 2 ,( ,0) ( )s bi si DSL L L L V V                                    (2.15) 
Using the boundary conditions (8)-(11) we obtain coefficients and obtain the expressions for 
1( , )x y  and 2 ( , )x y . Substituting 1( , )x y  and 2 ( , )x y  into (4) and (5) respectively and 
subsisting y=0 we obtain 
2
1
1 12
( ) ( )s s
d x x
dx

                                   (2.16) 
2
2
2 22
( ) ( )s s
d x x
dx

                                   (2.17) 
Where 2
2( )
(2 )
f Si f b b si
si si si b
C C C C C C
t C C C

 


,  
' '
1 1 2 2
( )
2 2
(2 ) (2 )
f si b bA
GS SUB
si si si si b si si si b
C C C CqN V V
t C C C t C C C



  
 
, 
' '
2 2 2 2
( )
2 2
(2 ) (2 )
f si b bA
GS SUB
si si si si b si si si b
C C C CqN V V
t C C C t C C C



  
 
 
The solution for (16) and (17) are simple second order non-homogenous differential equation 
with constant coefficients which can be expressed as 
1
1( ) exp( ) exp( * )s x A nx B n x



                    (2.18) 
2
2 1 1( ) exp( ( )) exp( ( ))s x C n x L D n x L



                      (2.19) 
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Where n  , 11p


 , 22p


  
Using the boundary condition (15)-(18) we solve for A, B, C, D 
, 1 2 2 2 1(( (1 exp( )) ( ) cosh( ) exp( )) / (2sinh( ))bi si DSA V nL V p p nL p p nL nL         (2.20) 
1, 2 1 2 2
(( (exp( ) 1) exp( ) ( ) cosh( )) / (2sinh( ))bi si DSB V nL p nL p V p p nL nL        
 (24) 
2 1
1exp( ) 2
p pC A nL         (2.21) 
2 1
1exp( ) ( )2
p pD B nL          (2.22) 
Electric field horizontal component under metal gates M1/M2 can be expressed as 
1( ) exp( ) exp( )E x An nx Bn nx        (2.23) 
2 1 1( ) exp( ( )) exp( ( ))E x Cn n x L Dn n x L        (2.24) 
The minimum potential of front channel can be expressed as  
min
1 ln( )
2
Bx
n A
        (2.25) 
,min 12s AB p          (2.26) 
Threshold voltage modelling 
For strained-Si SOI MOSFET the threshold condition under the front gate is modified as 
,min ,2s th f si            (2.27) 
2 4
2TH
V   

  
       (2.28) 
Where exp( )nL   ,  2
1 2 sinh ( )nL 

    ,   
1 , 2(1 ) ( ) cosh( )bi bi si DSV V V u v nL v u         
2 , 2
1( 1) ( )cosh( )bi bi si DS
uV V V u v nL v
 
        
'
1,
b A si
SUB FB si
f f
C qN tu V V
C C
   ,  ' 2,b A siSUB FB si
f f
C qN tv V V
C C
    
2 2
1 2 sinh ( )( )bi bi thV V nL u    ,  
2
1 2
1( 1) 2sinh ( )( ) (1 )bi th biV nL u V  
        
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2.4.2 Modeling of the Surface Potential (Double Gate) 
Effect of Strain on band structure 
Flat band voltage (front channel) 
,( )F B f s i M siV                                (2.29) 
Where ln ( )af S i T
i
NV n   ,   
,
2
g S is i
S i f S i
E
q q

      
 Back channel flat band voltage (back channel) 
,( )F B b si M siV                       (2.30) 
Where 
,
2
g Sisi
sub f sub
E
q q

     ,   ln ( )su bf su b T
i
NV n  
 
Built in voltage across source-body and drain body junction 
,
, 2
g Si
bi Si f Si
E
V
q
                      (2.31) 
Model Formulation  
2-D Poisson’s equation  
2 2
1 1
2 2
( , ) ( , ) A
si
x y x y qN
x y
 

 
 
 
  for          10 ,0 s Six L y t       (2.32) 
2 2
2 2
2 2
( , ) ( , ) A
si
x y x y qN
x y
 

 
 
 
 for           1 ,0 s SiL x L y t       (2.33) 
The potential profile in the vertical direction can be approximated by a parabolic function  
2
1 1 11 12( , ) ( ) ( ) ( )sx y x a x y a x y      for  10 ,0 s Six L y t       (2.34) 
2
2 2 12 22( , ) ( ) ( ) ( )sx y x a x y a x y      for 1 ,0 s SiL x L y t       (2.35) 
 
 
 
 
Poisson’s equation can be solved by following the boundary condition 
2. Electric flux(displacement) at the gate oxide/strained Si film interface is continuous 
'
1 11
0
( )( , ) ox s GS
si fy
x Vd x y
dy t
 



                  (2.36) 
'
2 22
0
( )( , ) ox s GS
si fy
x Vd x y
dy t
 



                   (2.37) 
Where ' 1 1,( )GS GS FB f siV V V   ,  
'
2 2,( )GS GS FB f siV V V   
Where the effect of trapped charges are to be considered as  
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1,( )FB f si M siV    ,  2,( )
f
FB f si M si
ox
qN
V
C
     
2. Electric field at the interface of the buried oxide and the back channel is continuous  
'
1 ( )( , )
si
ox B SUB
si by t
x Vd x y
dy t
 


 
                (2.38) 
'
2 ( )( , )
si
ox B SUB
si by t
x Vd x y
dy t
 


 
                (2.39) 
Where ' ,( )SUB GS FB b siV V V   
4. Electric flux (displacement) and the electric potential at the trapped charged interface is 
continuous 
1 1
1 2( , ) ( , )
x L x L
d x y d x y
dx dx
 
 
                (2.40) 
1 1 2 1( ,0) ( ,0)L L                  (2.41) 
5. The surface potential at the source end is 
1 1 ,(0,0) (0)s bi siV                              (2.42) 
6. The surface potential at the drain end is  
2 1 2 2 1 2 ,( ,0) ( )s bi si DSL L L L V V                   (2.43) 
Using the boundary conditions (8)-(11) we obtain coefficients and obtain the expressions for  
1( , )x y  and 2 ( , )x y . Substituting 1( , )x y  and 2 ( , )x y  into (4) and (5) respectively and 
subsisting y=0 we obtain 
2
1
1 12
( ) ( )s s
d x x
dx

                 (2.44) 
2
2
2 22
( ) ( )s s
d x x
dx

                  (2.45) 
Where 2
2( )
(2 )
f Si f b b si
si si si b
C C C C C C
t C C C

 


,  
' '
1 1 2 2
( )
2 2
(2 ) (2 )
f si b bA
GS SUB
si si si si b si si si b
C C C CqN V V
t C C C t C C C



  
 
, 
' '
2 2 2 2
( )
2 2
(2 ) (2 )
f si b bA
GS SUB
si si si si b si si si b
C C C CqN V V
t C C C t C C C



  
 
 
The solution for (16) and (17) are simple second order non-homogenous differential equation 
with constant coefficients which can be expressed as 
1
1( ) exp( ) exp( * )s x A nx B n x



                 (2.46) 
2
2 1 1( ) exp( ( )) exp( ( ))s x C n x L D n x L



                   (2.47) 
 26 
 
Where n  , 11p


 , 22p


  
Using the boundary condition (15)-(18) we solve for A, B, C, D 
, 1 2 2 2 1(( (1 exp( )) ( ) cosh( ) exp( )) / (2sinh( ))bi si DSA V nL V p p nL p p nL nL         (20) 
1, 2 1 2 2
(( (exp( ) 1) exp( ) ( ) cosh( )) / (2sinh( ))bi si DSB V nL p nL p V p p nL nL          
2 1
1exp( ) 2
p pC A nL                   (2.48) 
2 1
1exp( ) ( )2
p pD B nL                    (2.49) 
Electric field horizontal component under metal gates M1/M2 can be expressed as 
1( ) exp( ) exp( )E x An nx Bn nx                   (2.50) 
2 1 1( ) exp( ( )) exp( ( ))E x Cn n x L Dn n x L                    (2.51) 
The minimum potential of front channel can be expressed as  
min
1 ln( )
2
Bx
n A
                    (2.52) 
,min 12s AB p                                        (2.53) 
Threshold voltage modelling 
For strained-Si SOI MOSFET the threshold condition under the front gate is modified as 
,min ,2s th f si                       (2.54) 
2 4
2TH
V   

  
                   (2.55) 
Where exp( )nL   ,  2
1 2 sinh ( )nL 

    ,   
1 , 2(1 ) ( ) cosh( )bi bi si DSV V V u v nL v u         
2 , 2
1( 1) ( )cosh( )bi bi si DS
uV V V u v nL v
 
        
'
1,
b A si
SUB FB si
f f
C qN tu V V
C C
   ,  ' 2,b A siSUB FB si
f f
C qN tv V V
C C
    
2 2
1 2 sinh ( )( )bi bi thV V nL u    ,  
2
1 2
1( 1) 2sinh ( )( ) (1 )bi th biV nL u V  
        
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2.5 Results and discussions 
  
Fig 2.3 Variation of Surface potential for different channel length (Single Gate and Double Gate) 
Parameters used are  ϕM= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=30,50,100 nm, tox=2 nm, VDS=0.0 V 
and VGS=0.1 V.,Nf=0 
 
 
 
 
Fig 2.4 Comparison of Variation of Surface potential for (Single Gate and Double Gate) 
Parameters used are  ϕM= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=30 nm, tox=2 nm, VDS=0.0 V and 
VGS=0.1 V.,Nf=0. 
 
 28 
 
 
Fig 2.5 Variation of Surface potential for different trapped charge (Single Gate and Double Gate) 
Parameters used are ϕM= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=30,50,100 nm, tox=2 nm, VDS=0.0 V 
and VGS=0.1 V.,Nf=0, 5e12,-5e12. 
 
 
                               
Fig 2,6 Variation of Surface potential for different trapped charge (Single Gate and Double Gate) 
Parameters used are  ϕM= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=30,50,100 nm, tox=2 nm, VDS=0.0 V 
and VGS=0.1 V.,Nf=0, 5e12,-5e12. 
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Fig 2.7 Variation of Surface potential for different VDS (Single Gate and Double Gate) 
Parameters used are  ϕM= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=30,50,100 nm, tox=2 nm, VDS=0.0 ,1.0 
V and VGS=0.1 V.,Nf=0,. 
 
 
 
 
Fig 2.8 Surface Potential variation along the channel length for interface charge variations for different 
gate length ratios (L1/L2=1:2, 1:1, 2:1). Parameters used X=0.0, ϕM= 4.6 eV, NA =1× 1016 cm−3, tSi=10 
nm, L=30 nm, tox=2 nm, VDS=1 V and VGS=0.1 V. 
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Fig 2.9 Electric Field variation along the channel length for interface charge variations. Parameters used 
X=0.0, ϕM= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=30 nm, tox=2 nm, VDS=1 V and VGS=0.1 V. 
 
 
 
 
Fig 2.10 Electric Field variation along the channel length for different gate length ratios (L1/L2=1:2, 1:1, 
2:1). Parameters used X=0.0, ϕM= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=30 nm, tox=2 nm, VDS=1 V 
and VGS=0.1 V. 
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Fig 2.11 Electric Field variation along the channel length for different gate length ratios (L1/L2=1:2, 1:1, 
2:1). Parameters used X=0.0, ϕM= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=30 nm, tox=2 nm, VDS=1 V 
and VGS=0.1 V. 
 
 
Threshold Voltage 
 
.Fig 2.12 Threshold Voltage variation along the channel length for different gate trapped charges. 
Parameters used X=0.2, ϕM= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=100 nm, tox=2 nm, VDS=0.1 V and 
VGS=0.1 V. 
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.Fig 2.13 Threshold Voltage variation along the channel length for different gate length ratios 
(L1/L2=1:2, 1:1, 2:1).   . Parameters used X=0.2, ϕM= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=100 nm, 
tox=2 nm, VDS=0.1 V and VGS=0.1 V. 
 
 
 
Fig 2.14 Threshold Voltage variation along the channel length for different gate length ratios (L1/L2=1:2, 
1:1, 2:1).   . Parameters used X=0.2, ϕM= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=100 nm, tox=2 nm, 
VDS=0.1 V and VGS=0.1 V. 
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Chapter 3 
Modeling of Dual Material Gate Fully Depleted Strained Silicon on 
Insulator (DMG-FD-S-SOI) MOSFET 
 3.1 INTRODUCTION 
To minimize SCEs, a new structure called a dual material gate (DMG) MOSFET has been 
proposed. This structure has two different metals M1, M2 with different work function. This 
configuration provides instantaneous increase in transconductance and suppressed SCEs due to a 
step in the surface potential profile as equated to a single gate MOSFET. In the DMG structure 
the peak electric field at the drain end is reduced. 
For the first time M. Jagadesh Kumar et. al. [22] proposed a simple analytical model of threshold 
voltage for single layer FD-S-SOI MOSFET in 2006. They had shown the dependency of various 
parameters like Ge mole fraction (X), strained silicon thickness (tSi) and doping concentration on 
the threshold voltage. Li Jin et. al. [23] proposed a two dimensional threshold voltage model for 
DMG strained SOI MOSFET. They have discussed how effectively the device was able to 
supress the hot carrier effects (HCE) and threshold voltage roll-off. Similarly, the effect of 
double layer strain (i.e strained silicon on SiGe relaxed layer) is discussed by Shiv Bhusan et. al. 
[24]. They have also discussed about the improved short channel effects because of the DMG 
and strain silicon. However, no body have considered the effect of interface trap charges while 
solving the 2-D Poisson’s equation. 
In this work, the analytical model for surface potential, electric field, and threshold voltage for a 
DMG-FD-S-SOI is formulated including the effects of interface charges. The interface charges 
are considered both in magnitude and polarity with an assumption that the charge distribution is 
uniform along the channel. Parabolic approximation method is used for solving the 2-D 
Poisson’s equation to formulate the surface potential and further virtual cathode potential method 
is used for modelling the threshold voltage. An extensive analysis is carried out to study the 
effect of various parameters like Ge mole fraction, drain bias, gate length ratio variation, and 
interface charge variation on surface potential, electric field, and threshold voltage. 
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Fig 3.2 Schematic Diagram of DMG-FD-S-SOI MOSFET 
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3.2 Effect of Strain on Band Structure 
The device simulator model library of SentaurusTM has been modified according to the effects of 
strain on silicon band structure. Effects of strain in silicon band structure can be modelled as: 
( ) 0.57c s SiE X                (3.1) 
( ) 0 .4g s S iE X                (3.2) 
, , 3/ 2
, ,
ln( ) ln( ) 0.075V Si h siT T
V s Si h s Si
N m
V V X
N m


 
            (3.3) 
where ( )c s SiE  is the increase in electron affinity of silicon because of strain, ( )g s SiE  is the 
decrease in the band gap of silicon due to strain, TV is the thermal voltage, ,V SiN and ,V s SiN  are the 
density of states in valence band in the unstrained and strained silicon respectively, ,h sim  and 
,h s Sim

 are the hole density of states or effective masses in the unstrained and strained silicon. 
The effect of strain on flat band voltage (front channel) can be modeled as: 
, , ,( ) ( )FB f s Si FB f si FB fV V V                (3.4) 
Where  
,( )F B f s i M siV     
,
,
,
( )( ) ln( )g s Si V Sic s SiFB f T
V s Si
E NEV V
q q N



      
M and si are the metal work function and Si work function respectively, q is the electronic 
charge of the Si, ,( )FB f s SiV  and ,( )FB f siV are the flat band voltage in the front channel of a bulk 
MOSFET and strained-Si MOSFET respectively. ,FB fV represents the amount of change in flat 
band voltage due to strain.  
,
2
g S is i
S i f S i
E
q q

                  (3.5) 
ln ( )af S i T
i
NV n                (3.6) 
where, Si  is the unstrained Si work function, si  is electron affinity of the silicon, ,g SiE  
represents the band gap of unstrained Si, f Si   is the Fermi potential in unstrained Si, aN  is the 
body doping concentration, and in  represents the intrinsic carrier concentration in unstrained Si.  
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The effect of strain on flat band voltage (back channel) can be modeled as: 
 , , ,( ) ( )FB b s Si FB b si FB bV V V                        (3.7) 
Where  
,( )FB b si sub siV     
,
,
,
( )( ) ln( )g s Si V Sic s SiFB b T
V s Si
E NEV V
q q N



      
,
2
g Sisi
sub f sub
E
q q

      
ln( )subf sub T
i
NV n    
,( )FB b siV  And ,( )FB b s SiV  are the flat band voltage in the back channel of a bulk MOSFET and 
strained-Si MOSFET respectively. ,FB bV Represents the amount of change in back flat band 
voltage due to strain. ( )c s SiE   represents the change in conduction band of unstrained Si, f Sub   
is the substrate Fermi potential, subN is the substrate doping. 
Due to the strained-Si thin film, the built-in voltage across the source-body and drain-body 
junctions are also affected and this can be modified as: 
, , ( )bi s Si bi Si bi s SiV V V             (3.8) 
Where  
,
, 2
g Si
bi Si f Si
E
V
q
    
,
,
( )
( ) ln( )g s Si V Sibi s Si T
V s Si
E N
V V
q N




     
Where ,bi SiV  and ( )bi s SiV  are the unstrained Si built in potential and change in built in potential 
due to strain respectively 
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  3.3 Analytical Model Formulation 
3.3.1 Surface Potential Formulation 
The front gate consists of dual material M1 (p+ poly) and M2 (n+ poly) of Lengths L1 and L2 
respectively while the back gate is effectively an n+ poly gate. The impurity density is assumed 
to be uniform and neglecting the effect of fixed oxide charges has been neglected of the channel, 
the potential distribution in thin silicon film can be written as passion equation. 
݀ଶ∅(ݔ, ݕ)
݀ݔଶ
+ ݀ଶ∅(ݔ,ݕ)
݀ݕଶ
= ݍ ௔ܰ
ߝ௦௜
 
                                                                                                 For 0≤ ݔ ≤ ܮ, 0 ≤ ݕ ≤ ݐݏ݅     (3.9) 
Where Na=uniform film doping concentration independent of gate length, ߝ௦௜is dielectric 
strength of silicon, tsi is the film thickness, L is device channel length. The potential profile in 
the vertical direction can be approximated by a simple parabolic function.                               ∅(ݔ,ݕ) = ∅௦(ݔ) + ܽଵ(ݔ)ݕ + ܽଶ(ݔ)ݕଶ                                                                      
(3.10)                                                                    
Where ∅௦(ݔ) is surface potential and the arbitrary coefficient ܽଵ(ݔ) and ܽଶ(ݔ) are function of x 
only. Since we have two regions in the front gate of the DMDG structure, the surface potential 
can be written as                        ∅ଵ(ݔ, ݕ) = ∅௦ଵ(ݔ) + ܽଵଵ(ݔ)ݕ + ܽଵଶ(ݔ)ݕଶ   For 0≤ ݔ ≤ ܮ1, 0 ≤ ݕ ≤ ݐݏ݅             
(3.11)                      ∅ଶ(ݔ, ݕ) = ∅௦ଶ(ݔ) + ܽଵଶ(ݔ)ݕ + ܽଶଶ(ݔ)ݕଶ    For L1≤ ݔ ≤ ܮ, 0 ≤ ݕ ≤ ݐݏ݅          
(3.12) 
 
 
Where 1( )s x , and 2 ( )s x are the surface potential under gate electrode M1 and M2 respectively. 
The coefficients of 11( )a x , 12 ( )a x , 12 ( )a x , and 22 ( )a x are the functions of x  only. The Poisson’s 
equation can be solved by using the following boundary conditions. 
 
The Poisson’s equation is solved by using boundary condition. 
1. Electric flux at the front gate oxide interface is continuous for DMG.                           ௗ∅భ(௫,௬)
ௗ௬
= ఢ೚ೣ
ఌೞ೔
∅ೞభ(௫)ି௏೒ೞ,೑భ
௧೑
                              (3.13) 
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                                        ௗ∅మ(௫,௬)
ௗ௬
= ఢ೚ೣ
ఌೞ೔
∅ೞమ(௫)ି௏೒ೞ,೑మ
௧೑
                                                                        
(3.14)    
 
Where  
'
1 1,( )GS GS FB f s SiV V V    
'
2 2,( )GS GS FB f s SiV V V             
Where the effect of trapped charges are to be considered 
1, 1, ,( ) ( )FB f s Si FB f si FB fV V V     
2, 2, ,( ) ( )
f
FB f s Si FB f si FB f
ox
qN
V V V
C
     
1, 1( )FB f si M siV     
2, 2( )FB f si M siV     
    
2. Electric field at the back gate oxide and back channel interface is continuous for both the 
materials of the front gate (p+ poly and n+ poly).                               ௗ∅భ(௫,௬)
ௗ௬
= ఢ೚ೣ
ఢೞ೔
௏೒ೞ,್ି∅್(௫)
௧್
                              (3.15)                                         ௗ∅మ(௫,௬)
ௗ௬
= ఢ೚ೣ
ఢೞ೔
௏೒ೞ,್ି∅್(௫)
௧್
                    (3.16) 
3. Surface potential at the interface of the two dissimilar gate materials of the front gate is 
continuous.                                       ∅ଵ(ܮଵ, 0) = ∅ଶ(ܮଵ, 0)                   (3.17) 
4. Electric flux at the interface of two materials of the front gate is continuous.                                  ௗ∅భ(௫,௬)
ௗ௫
= ௗ∅మ(௫,௬)
ௗ௫
                               (3.18) 
5. The potential at the source end is                                   ∅ଵ(0,0) = ∅௦ଵ(0) = ௕ܸ௜                   (3.19) 
6. The potential at the drain end is                                   ∅௦ଶ(ܮ1 + ܮ2) = ௕ܸ௜ + ஽ܸௌ                   (3.20) 
Using the boundary conditions equations (11)-(14) we obtain coefficients and obtain the 
expressions for 1( , )x y  and 2 ( , )x y . Substituting 1( , )x y  and 2 ( , )x y  into equation (7) and 
equation (8) respectively and subsisting y=0, we obtain: 
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݀ଶ∅௦ଵ(ݔ)
݀ݔଶ
− ߙ∅௦ଵ(ݔ) = ߚଵ 
݀ଶ∅௦ଶ(ݔ)
݀ݔଶ
− ߙ∅௦ଶ(ݔ) = ߚଶ 
 
 
 
Where  
ߙ = 2 ൬1 + ܥ௙ܥ௕ + ܥ௙ܥ௦௜൰
ݐ௦௜ଶ ቀ1 + 2ܥ௦௜ܥ௕ ቁ  
 
 
 
ߚଵ = ݍ ௔ܰ߳௦௜ − 2 ∗ ௚ܸ௦,௙ଵ ∗ ൬ܥ௙ܥ௕ + ܥ௙ܥ௦௜൰ݐ௦௜ଶ ቀ1 + 2ܥ௦௜ܥ௕ ቁ − 2 ∗ ௚ܸ௦,௕ ∗ 1ݐ௦௜ଶ ቀ1 + 2ܥ௦௜ܥ௕ ቁ 
ߚଶ = ݍ ௔ܰ߳௦௜ − 2 ∗ ௚ܸ௦,௙ଶ ∗ ൬ܥ௙ܥ௕ + ܥ௙ܥ௦௜൰ݐ௦௜ଶ ቀ1 + 2ܥ௦௜ܥ௕ ቁ − 2 ∗ ௚ܸ௦,௕ ∗ 1ݐ௦௜ଶ ቀ1 + 2ܥ௦௜ܥ௕ ቁ 
The above equations are second order differential equations with constant coefficients and the 
expressions are given by 
∅௦ଵ(ݔ) = ܣ݁ݔ݌(݊ ∗ ݔ) + ܤ ∗ exp(−݊ ∗ ݔ) − ݌1     for 0 ≤ ݔ ≤ ܮଵ, 0 ≤ ݕ ≤ ݐ௦௜                  (3.21) 
∅௦ଶ(ݔ) = ܥ ∗ exp൫݊ ∗ (ݔ − ܮ1)൯ + ܦ ∗ exp൫−݊ ∗ (ݔ − ܮ1)൯ − ݌2 for ܮଵ ≤ ݔ ≤ ܮ, 0 ≤ ݕ ≤ ݐ௦௜  
(3.22) 
Where  
݊ = √ߙ                   ݌ଵ = ఉభఈ                       ݌ଶ = ఉమఈ  
A=(Vbi*(1-exp(-n*L))+Vds+(p1-p2)*cosh(n*L2)+p2-p1*exp(-n*L))*exp(-n*L)/(1-exp(-
2*n*L)) 
B= (Vbi*(exp (n*L)-1) + p1*exp(n*L)-Vds-p2+(p2-p1)*cosh(n*L2))*exp(-n*L)/(1-exp(-2*n*L) 
C=A*exp(n*L1)+(p2-p1)/2 
D=B*exp(-n*L1)+(p2-p1)/2 
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3.3.2 Electric Field Formulation 
Electric field horizontal component under metal gates M1/M2 can be calculated by 
differentiating the potential with respect to x . 
1( ) exp( ) exp( )E x An nx Bn nx           (3.23) 
2 1 1( ) exp( ( )) exp( ( ))E x Cn n x L Dn n x L           (3.24) 
The minimum potential of front channel can be expressed as:  
min
1 ln
2
Bx
n A
   
 
          (3.25) 
,min 12s AB p             (3.26)  
3.3.3 Threshold Voltage Formulation 
The threshold voltage ( thV ) of the un-strained device can be found as follows [12]: 
,min ,2s th f si              (3.27) 
ln af
i
NKT
n
            (3.28) 
Where K is the Boltzmann’s constant, T is the temperature, ,f si  is the difference between the 
Fermi potential and the intrinsic Fermi is level in the bulk region, th  is the value of surface 
potential at which the volumetric inversion electron charge density in the Si device is equal to the 
body doping.  
For strained-Si SOI MOSFET the threshold condition under the front gate is modified as [13] 
,min , ,2s th f si s Si                (3.29) 
Where  
, ,
,
,
lng s Si V Sis Si T
V s Si
E N
V
q N
 

 
      
 
 
In the case of the DMG-FD-S-SOI structure, due to different metal M1 and M2 having different 
work function, the minimum surface potential is purely dependent on metal gate with the higher 
work function. So the threshold voltage is calculated as the value of VGS at which the minimum 
surface potential ,mins equals to th . Hence, one can determine the value of threshold voltage as 
the value of VGS by solving equation (30). 
2 4
2th
V   

  
                       (3.30) 
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Where  
exp( )nL    
21 2 sinh ( )nL 

     
1 , 2(1 ) ( ) cosh( )bi bi s Si DSV V V u v nL v u         
2 , 2
1( 1) ( ) cosh( )bi bi s Si DS
uV V V u v nL v
 
        
'
1,
b A si
SUB FB s Si
f f
C qN tu V V
C C 
    
'
2,
b A si
SUB FB s Si
f f
C qN tv V V
C C 
    
2 2
1 2 sinh ( )( )bi bi thV V nL u     
2
1 2
1( 1) 2sinh ( )( ) (1 )bi th biV nL u V  
        
3.4 Results and Discussion 
In this section, results obtained from theoretical models of the surface potential, electric field and 
threshold voltage are compared with the numerical simulation results for DMG-FD-S-SOI 
MOSFET. Fig. 2 demonstrate the surface potential curve along the channel length at various 
values of the drain voltage. Because of the presence of dual metal, the variation of channel 
potential under metal gate 1 (M1) with respect to drain voltage is quite small. The drain voltage 
is not absorbed under M1 as it is absorbed by metal gate 2 (M2), hence the channel under M1 is 
screened from the changes of drain potential. As a consequence, VDS has only a small influence 
on drain current after saturation. Also due to the dual metal gate, the variation of channel 
potential minima with respect to drain voltage is quite small which minimizes the DIBL (Drain 
Induced Barrier Lowering) effect.  
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Fig.3.3. Variation of Surface Potential along the channel length for various Drain Voltages. Parameters 
used X=0, ϕM1= 4.8 eV, ϕM2= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=100 nm, tox=2 nm, VDS=0.1 V and 
VGS=0.1 V. 
In Fig. 3.3, the calculated and simulated values of surface potential are plotted against the 
horizontal distance x for L = 100 nm (L1/L2 = 1:1) at different values of effective Ge mole 
fraction (X) in the relaxed SiGe buffer. It can be seen that the potential barrier height is 
decreasing with increase in X. As the threshold voltage is calculated from the minimum surface 
potential and it is very important to choose the appropriate value of threshold voltage for a MOS 
device. The device having high threshold voltage is slower. Similarly, device having low 
threshold voltage have more leakage current. So, for our convenience from the Fig. 3, the middle 
one is considered i.e., X = 0.2 and the value is fixed to study the effect of other MOS parameters 
on surface potential for a DMG-FD-S-SOI MOSFET. 
 
Fig.3.4. Variation of Surface Potential along the channel length for different Ge mole fraction (X). 
Parameters used ϕM1= 4.8 eV, ϕM2= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=100 nm, tox=2 nm, VDS=0.1 
V and VGS=0.1 V. 
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Fig. (3.5) shows the curve of surface potential of DMG-FD-S-SOI MOSFET for different gate 
length ratios (L1/L2= 1:2, 1:1, 2:1) against the horizontal distance x along the channel. The step 
profile due to DMG in the surface potential enhances the carrier transport efficiency from source 
to drain. From the figure it is observed that as the ration of M2 increases, the minimum channel 
potential increases leads to a decrease in the barrier height and also the minimum potential 
shifted towards source side. So, we can say that the device having equal ratio of M1 and M2 will 
be the optimum one in terms of barrier height and VDS immunity.  
 
Fig.3.5. Variation of Surface Potential along the channel length for different gate length ratios 
(L1/L2=1:2, 1:1, 2:1). Parameters used X=0.2, ϕM1= 4.8 eV, ϕM2= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, 
L=100 nm, tox=2 nm, VDS=0.1 V and VGS=0.1 V. 
 
 
Fig.3.6. Variation of Surface Potential along the channel length considering positive interface charge for 
different gate length ratios (L1/L2=1:2, 1:1, 2:1). Parameters used X=0.2, NF= +5× 1012 cm−2, ϕM1= 4.8 
eV, ϕM2= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=100 nm, tox=2 nm, VDS=0.1 V and VGS=0.1 V. 
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Fig.3.7. Variation of Surface Potential along the channel length considering negative interface charge for 
different gate length ratios (L1/L2=1:2, 1:1, 2:1). Parameters used X=0.2, NF= -5× 1012 cm−2, ϕM1= 4.8 
eV, ϕM2= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=100 nm, tox=2 nm, VDS=0.1 V and VGS=0.1 V. 
 
Fig.3.8. Surface Potential variation along the channel length for interface charge variations (in magnitude 
and polarity). Parameters used X=0.2, ϕM1= 4.8 eV, ϕM2= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=100 
nm, tox=2 nm, VDS=0.1 V and VGS=0.1 V. 
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Fig.3.9. Electric Field variation along the channel length for different gate length ratios (L1/L2=1:2, 1:1, 
2:1). Parameters used X=0.2, ϕM1= 4.8 eV, ϕM2= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=100 nm, tox=2 
nm, VDS=0.1 V and VGS=0.1 V. 
 
Fig.3.10. Variation of Electric Field along the channel length for different Ge mole fraction (X). 
Parameters used ϕM1= 4.8 eV, ϕM2= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=100 nm, tox=2 nm, VDS=0.1 
V and VGS=0.1 V. 
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Fig 3.11. Electric Field variation along the channel length for interface charge variations (in magnitude 
and polarity). Parameters used X=0.2, ϕM1= 4.8 eV, ϕM2= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=100 
nm, tox=2 nm, VDS=0.1 V and VGS=0.1 V. 
 
Fig 3.12. Threshold Voltage variation along the channel length for different gate length ratios 
(L1/L2=1:2, 1:1, 2:1). Parameters used X=0.2, ϕM1= 4.8 eV, ϕM2= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, 
L=100 nm, tox=2 nm, VDS=0.1 V and VGS=0.1 V. 
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Fig .3.13. Threshold Voltage variation along the channel length for interface charge variations (in 
magnitude and polarity). Parameters used X=0.2, ϕM1= 4.8 eV, ϕM2= 4.6 eV, NA =1× 1016 cm−3, tSi=10 
nm, L=100 nm, tox=2 nm, VDS=0.1 V and VGS=0.1 V. 
 
Fig 3.14. Threshold Voltage variation along the channel length with interface charge variations (in 
magnitude and polarity) for different Ge mole fraction (X). Parameters used ϕM1= 4.8 eV, ϕM2= 4.6 eV, 
NA =1× 1016 cm−3, tSi=10 nm, L=100 nm, tox=2 nm, VDS=0.1 V and VGS=0.1 V. 
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Fig 3.15. Variation of Threshold Voltage along the channel length for different Ge mole fraction (X). 
Parameters used ϕM1= 4.8 eV, ϕM2= 4.6 eV, NA =1× 1016 cm−3, tSi=10 nm, L=100 nm, tox=2 nm, VDS=0.1 
V and VGS=0.1 V. 
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Chapter 4 Conclusion and future Work 
     4.1 Conclusions 
 Continuous scaling in MOSFET devices degrade their performance as a result of 
leakage currents and short channel effects (SCEs) resulting from downscaling the 
device dimensions.  
 To mitigate these short channel problems resulting from downscaling the device 
dimensions a device called Silicon-on-Insulator (SOI) MOSFET has been developed. 
 
 The increase in strain i.e. equivalent Ge content, enhances the performance of SSOI 
MOSFETs due to improved trans-conductance and increase in the electron carrier 
mobility. 
  However, as established by our results, there are still some detrimental side effects 
with increasing equivalent Ge content (more than 0.4) such as a roll-off in Vth, which 
may affect the device characteristics and performance.  
 In this thesis, the analytical model for surface potential, electric field, and threshold 
voltage for a DMG-FD-S-SOI is formulated including the effects of interface charges. 
The interface charges are considered both in magnitude and polarity with an 
assumption that the charge distribution is uniform along the channel. Parabolic 
approximation method is used for solving the 2-D Poisson’s equation to formulate the 
surface potential and further virtual cathode potential method is used for modelling 
the threshold voltage. An extensive analysis is carried out to study the effect of 
various parameters like Ge mole fraction, drain bias, gate length ratio variation, and 
interface charge variation on surface potential, electric field, and threshold voltage. 
 From the result obtained from DMG-FD-S-SOI we can conclude that strained silicon 
up to some extent enhance the performance of the device. 
 
4.2 Scope for Future Work 
The research on carried on DMG-FD-S-SOI have shown results to reduce short 
channeling effect by using Double material gate, use of strain, effect of trapped 
charges, effect of high –k material. The result shown in this thesis has been verified 
by simulation in SENTARURSTM and the results match with each other.  
Some important direction in which this work can further be improved are 
1. Use of Graded channel Gate stack structure 
2. Use of Multi Gate (Double Gate, quadrature Gate, Gate All Around) structure. 
3. The detailed AC analysis for RF applications of the optimized device DMG-FD-
S-SOI MOSFET.  
4. Possible fabrication of the different device structures considered.  
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